1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
|
// This code contains NVIDIA Confidential Information and is disclosed to you
// under a form of NVIDIA software license agreement provided separately to you.
//
// Notice
// NVIDIA Corporation and its licensors retain all intellectual property and
// proprietary rights in and to this software and related documentation and
// any modifications thereto. Any use, reproduction, disclosure, or
// distribution of this software and related documentation without an express
// license agreement from NVIDIA Corporation is strictly prohibited.
//
// ALL NVIDIA DESIGN SPECIFICATIONS, CODE ARE PROVIDED "AS IS.". NVIDIA MAKES
// NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
// THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
//
// Information and code furnished is believed to be accurate and reliable.
// However, NVIDIA Corporation assumes no responsibility for the consequences of use of such
// information or for any infringement of patents or other rights of third parties that may
// result from its use. No license is granted by implication or otherwise under any patent
// or patent rights of NVIDIA Corporation. Details are subject to change without notice.
// This code supersedes and replaces all information previously supplied.
// NVIDIA Corporation products are not authorized for use as critical
// components in life support devices or systems without express written approval of
// NVIDIA Corporation.
//
// Copyright (c) 2008-2014 NVIDIA Corporation. All rights reserved.
// Copyright (c) 2004-2008 AGEIA Technologies, Inc. All rights reserved.
// Copyright (c) 2001-2004 NovodeX AG. All rights reserved.
#pragma once
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// factory implementation
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
template <>
inline Simd4fFactory<const float&>::operator Simd4f() const
{
return __vspltw(__lvlx(&v, 0), 0);
}
inline Simd4fFactory<detail::FourTuple>::operator Simd4f() const
{
return reinterpret_cast<const Simd4f&>(v);
}
template <>
inline Simd4fFactory<detail::IntType<0> >::operator Simd4f() const
{
return __vspltisw(0);
}
template <>
inline Simd4fFactory<detail::IntType<1> >::operator Simd4f() const
{
return __vupkd3d(__vspltisw(0), VPACK_D3DCOLOR);
}
template <>
inline Simd4fFactory<detail::IntType<0x80000000> >::operator Simd4f() const
{
Simd4f mask = __vspltisw(-1);
return __vslw(mask, mask);
}
template <>
inline Simd4fFactory<detail::IntType<0xffffffff> >::operator Simd4f() const
{
return __vspltisw(-1);
}
template <>
inline Simd4fFactory<const float*>::operator Simd4f() const
{
return __vor(__lvlx(v, 0), __lvrx(v, 16));
}
template <>
inline Simd4fFactory<detail::AlignedPointer<float> >::operator Simd4f() const
{
return __lvx(v.ptr, 0);
}
template <>
inline Simd4fFactory<detail::OffsetPointer<float> >::operator Simd4f() const
{
return __lvx(v.ptr, int(v.offset));
}
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// expression templates
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
template <>
ComplementExpr<Simd4f>::operator Simd4f() const
{
return __vnor(v, v);
}
Simd4f operator&(const ComplementExpr<Simd4f>& complement, const Simd4f& v)
{
return __vandc(v, complement.v);
}
Simd4f operator&(const Simd4f& v, const ComplementExpr<Simd4f>& complement)
{
return __vandc(v, complement.v);
}
ProductExpr::operator Simd4f() const
{
return __vmulfp(v0, v1);
}
Simd4f operator+(const ProductExpr& p, const Simd4f& v)
{
return __vmaddfp(p.v0, p.v1, v);
}
Simd4f operator+(const Simd4f& v, const ProductExpr& p)
{
return __vmaddfp(p.v0, p.v1, v);
}
Simd4f operator+(const ProductExpr& p0, const ProductExpr& p1)
{
return __vmaddfp(p1.v0, p1.v1, p0);
}
Simd4f operator-(const Simd4f& v, const ProductExpr& p)
{
return __vnmsubfp(p.v0, p.v1, v);
}
Simd4f operator-(const ProductExpr& p0, const ProductExpr& p1)
{
return __vnmsubfp(p1.v0, p1.v1, p0);
}
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// operator implementations
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Simd4f operator==(const Simd4f& v0, const Simd4f& v1)
{
return __vcmpeqfp(v0, v1);
}
Simd4f operator<(const Simd4f& v0, const Simd4f& v1)
{
return __vcmpgtfp(v1, v0);
}
Simd4f operator<=(const Simd4f& v0, const Simd4f& v1)
{
return __vcmpgefp(v1, v0);
}
Simd4f operator>(const Simd4f& v0, const Simd4f& v1)
{
return __vcmpgtfp(v0, v1);
}
Simd4f operator>=(const Simd4f& v0, const Simd4f& v1)
{
return __vcmpgefp(v0, v1);
}
ComplementExpr<Simd4f> operator~(const Simd4f& v)
{
return ComplementExpr<Simd4f>(v);
}
Simd4f operator&(const Simd4f& v0, const Simd4f& v1)
{
return __vand(v0, v1);
}
Simd4f operator|(const Simd4f& v0, const Simd4f& v1)
{
return __vor(v0, v1);
}
Simd4f operator^(const Simd4f& v0, const Simd4f& v1)
{
return __vxor(v0, v1);
}
Simd4f operator<<(const Simd4f& v, int shift)
{
return __vslw(v, __vspltw(__lvlx(&shift, 0), 0));
}
Simd4f operator>>(const Simd4f& v, int shift)
{
return __vsrw(v, __vspltw(__lvlx(&shift, 0), 0));
}
Simd4f operator<<(const Simd4f& v, const Simd4f& shift)
{
return __vslw(v, shift);
}
Simd4f operator>>(const Simd4f& v, const Simd4f& shift)
{
return __vsrw(v, shift);
}
Simd4f operator+(const Simd4f& v)
{
return v;
}
Simd4f operator+(const Simd4f& v0, const Simd4f& v1)
{
return __vaddfp(v0, v1);
}
Simd4f operator-(const Simd4f& v)
{
return __vxor(v, simd4f(_sign));
}
Simd4f operator-(const Simd4f& v0, const Simd4f& v1)
{
return __vsubfp(v0, v1);
}
ProductExpr operator*(const Simd4f& v0, const Simd4f& v1)
{
return ProductExpr(v0, v1);
}
Simd4f operator/(const Simd4f& v0, const Simd4f& v1)
{
return __vmulfp(v0, __vrefp(v1)); // reciprocal estimate
}
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// function implementations
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Simd4f simd4f(const Simd4i& v)
{
return v;
}
Simd4f convert(const Simd4i& v)
{
return __vcfsx(v, 0);
}
float (&array(Simd4f& v))[4]
{
return v.vector4_f32;
}
const float (&array(const Simd4f& v))[4]
{
return v.vector4_f32;
}
void store(float* ptr, Simd4f const& v)
{
__stvlx(v, ptr, 0);
__stvrx(v, ptr, 16);
}
void storeAligned(float* ptr, Simd4f const& v)
{
__stvlx(v, ptr, 0);
}
void storeAligned(float* ptr, unsigned int offset, Simd4f const& v)
{
__stvlx(v, ptr, int(offset));
}
template <size_t i>
Simd4f splat(Simd4f const& v)
{
return __vspltw(v, i);
}
Simd4f select(Simd4f const& mask, Simd4f const& v0, Simd4f const& v1)
{
return __vsel(v1, v0, mask);
}
Simd4f abs(const Simd4f& v)
{
return __vandc(v, simd4f(_sign));
}
Simd4f floor(const Simd4f& v)
{
return __vrfim(v);
}
Simd4f max(const Simd4f& v0, const Simd4f& v1)
{
return __vmaxfp(v0, v1);
}
Simd4f min(const Simd4f& v0, const Simd4f& v1)
{
return __vminfp(v0, v1);
}
Simd4f recip(const Simd4f& v)
{
return __vrefp(v);
}
template <int n>
Simd4f recip(const Simd4f& v)
{
Simd4f two = simd4f(2.0f);
Simd4f recipV = recip(v);
for(int i = 0; i < n; ++i)
recipV = recipV * (two - v * recipV);
return recipV;
}
Simd4f sqrt(const Simd4f& v)
{
return __vmulfp(v, __vrsqrtefp(v));
}
Simd4f rsqrt(const Simd4f& v)
{
return __vrsqrtefp(v);
}
template <int n>
Simd4f rsqrt(const Simd4f& v)
{
Simd4f halfV = v * simd4f(0.5f);
Simd4f threeHalf = simd4f(1.5f);
Simd4f rsqrtV = rsqrt(v);
for(int i = 0; i < n; ++i)
rsqrtV = rsqrtV * (threeHalf - halfV * rsqrtV * rsqrtV);
return rsqrtV;
}
Simd4f exp2(const Simd4f& v)
{
return __vexptefp(v);
}
Simd4f log2(const Simd4f& v)
{
return __vlogefp(v);
}
Simd4f dot3(const Simd4f& v0, const Simd4f& v1)
{
return __vmsum3fp(v0, v1);
}
Simd4f cross3(const Simd4f& v0, const Simd4f& v1)
{
Simd4f t0 = __vpermwi(v0, 0x63); // x y z w -> y z x w
Simd4f t1 = __vpermwi(v1, 0x63);
Simd4f tmp = __vnmsubfp(t0, v1, __vmulfp(v0, t1));
return __vpermwi(tmp, 0x63);
}
void transpose(Simd4f& x, Simd4f& y, Simd4f& z, Simd4f& w)
{
Simd4f v0 = __vmrglw(x, z);
Simd4f v1 = __vmrghw(x, z);
Simd4f v2 = __vmrglw(y, w);
Simd4f v3 = __vmrghw(y, w);
x = __vmrghw(v1, v3);
y = __vmrglw(v1, v3);
z = __vmrghw(v0, v2);
w = __vmrglw(v0, v2);
}
void zip(Simd4f& v0, Simd4f& v1)
{
Simd4f t0 = v0;
v0 = __vmrglw(v0, v1);
v1 = __vmrghw(t0, v1);
}
void unzip(Simd4f& v0, Simd4f& v1)
{
Simd4f t0 = __vmrglw(v0, v1); // v0.x, v1.x, v0.y, v1.y
Simd4f t1 = __vmrghw(v0, v1); // v0.z, v1.z, v0.w, v1.w
v0 = __vmrglw(t0, t1); // v0.x, v0.z, v1.x, v1.z
v1 = __vmrghw(t0, t1); // v0.y, v0.w, v1.y, v1.w
}
Simd4f swaphilo(const Simd4f& v)
{
return __vpermwi(v, 0xa1); // x y z w -> z w x y
}
int allEqual(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpeqfpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int allEqual(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpeqfpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int anyEqual(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpeqfpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int anyEqual(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpeqfpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int allGreater(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpgtfpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int allGreater(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpgtfpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int anyGreater(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpgtfpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int anyGreater(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpgtfpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int allGreaterEqual(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpgefpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int allGreaterEqual(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpgefpR(v0, v1, &control);
return int(0x80 & control); // all true
}
int anyGreaterEqual(const Simd4f& v0, const Simd4f& v1)
{
unsigned int control;
__vcmpgefpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int anyGreaterEqual(const Simd4f& v0, const Simd4f& v1, Simd4f& outMask)
{
unsigned int control;
outMask = __vcmpgefpR(v0, v1, &control);
return int(0x20 & ~control); // not all false
}
int allTrue(const Simd4f& v)
{
unsigned int control;
__vcmpgefpR(v, simd4f(_0), &control);
return int(0x20 & control); // all false
}
int anyTrue(const Simd4f& v)
{
unsigned int control;
__vcmpgefpR(v, simd4f(_0), &control);
return int(0x80 & ~control); // not all true
}
|