1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
|
// This code contains NVIDIA Confidential Information and is disclosed to you
// under a form of NVIDIA software license agreement provided separately to you.
//
// Notice
// NVIDIA Corporation and its licensors retain all intellectual property and
// proprietary rights in and to this software and related documentation and
// any modifications thereto. Any use, reproduction, disclosure, or
// distribution of this software and related documentation without an express
// license agreement from NVIDIA Corporation is strictly prohibited.
//
// ALL NVIDIA DESIGN SPECIFICATIONS, CODE ARE PROVIDED "AS IS.". NVIDIA MAKES
// NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
// THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
//
// Information and code furnished is believed to be accurate and reliable.
// However, NVIDIA Corporation assumes no responsibility for the consequences of use of such
// information or for any infringement of patents or other rights of third parties that may
// result from its use. No license is granted by implication or otherwise under any patent
// or patent rights of NVIDIA Corporation. Details are subject to change without notice.
// This code supersedes and replaces all information previously supplied.
// NVIDIA Corporation products are not authorized for use as critical
// components in life support devices or systems without express written approval of
// NVIDIA Corporation.
//
// Copyright (c) 2008-2018 NVIDIA Corporation. All rights reserved.
// Copyright (c) 2004-2008 AGEIA Technologies, Inc. All rights reserved.
// Copyright (c) 2001-2004 NovodeX AG. All rights reserved.
#ifndef PXD_ARTICULATION_H
#define PXD_ARTICULATION_H
#include "foundation/PxVec3.h"
#include "foundation/PxQuat.h"
#include "foundation/PxTransform.h"
#include "PsVecMath.h"
#include "CmUtils.h"
#include "CmSpatialVector.h"
#include "PxArticulationJoint.h"
namespace physx
{
class PxcRigidBody;
struct PxsBodyCore;
namespace Sc
{
class ArticulationSim;
}
#define DY_DEBUG_ARTICULATION 0
namespace Dy
{
static const size_t DY_ARTICULATION_MAX_SIZE = 64;
struct ArticulationJointTransforms;
struct FsInertia;
struct FsData;
struct ArticulationCore
{
//= ATTENTION! =====================================================================================
// Changing the data layout of this class breaks the binary serialization format. See comments for
// PX_BINARY_SERIAL_VERSION. If a modification is required, please adjust the getBinaryMetaData
// function. If the modification is made on a custom branch, please change PX_BINARY_SERIAL_VERSION
// accordingly.
//==================================================================================================
PxU32 internalDriveIterations;
PxU32 externalDriveIterations;
PxU32 maxProjectionIterations;
PxU16 solverIterationCounts; //KS - made a U16 so that it matches PxsRigidCore
PxReal separationTolerance;
PxReal sleepThreshold;
PxReal freezeThreshold;
PxReal wakeCounter;
};
struct ArticulationJointCore
{
//= ATTENTION! =====================================================================================
// Changing the data layout of this class breaks the binary serialization format. See comments for
// PX_BINARY_SERIAL_VERSION. If a modification is required, please adjust the getBinaryMetaData
// function. If the modification is made on a custom branch, please change PX_BINARY_SERIAL_VERSION
// accordingly.
//==================================================================================================
// attachment points
PxTransform parentPose;
PxTransform childPose;
// drive model
PxQuat targetPosition;
PxVec3 targetVelocity;
PxReal spring;
PxReal damping;
PxReal solverSpring;
PxReal solverDamping;
PxReal internalCompliance;
PxReal externalCompliance;
// limit model
PxReal swingYLimit;
PxReal swingZLimit;
PxReal swingLimitContactDistance;
bool swingLimited;
PxU8 driveType;
PxReal tangentialStiffness;
PxReal tangentialDamping;
PxReal twistLimitHigh;
PxReal twistLimitLow;
PxReal twistLimitContactDistance;
bool twistLimited;
PxReal tanQSwingY;
PxReal tanQSwingZ;
PxReal tanQSwingPad;
PxReal tanQTwistHigh;
PxReal tanQTwistLow;
PxReal tanQTwistPad;
ArticulationJointCore()
{
Cm::markSerializedMem(this, sizeof(ArticulationJointCore));
parentPose = PxTransform(PxIdentity);
childPose = PxTransform(PxIdentity);
internalCompliance = 0;
externalCompliance = 0;
swingLimitContactDistance = 0.05f;
twistLimitContactDistance = 0.05f;
driveType = PxArticulationJointDriveType::eTARGET;
}
// PX_SERIALIZATION
ArticulationJointCore(const PxEMPTY&) {}
//~PX_SERIALIZATION
};
#define DY_ARTICULATION_LINK_NONE 0xffffffff
typedef PxU64 ArticulationBitField;
struct ArticulationLink
{
ArticulationBitField children; // child bitmap
ArticulationBitField pathToRoot; // path to root, including link and root
PxcRigidBody* body;
PxsBodyCore* bodyCore;
const ArticulationJointCore* inboundJoint;
PxU32 parent;
};
typedef size_t ArticulationLinkHandle;
struct ArticulationSolverDesc
{
FsData* fsData;
const ArticulationLink* links;
Cm::SpatialVectorV* motionVelocity;
Cm::SpatialVector* acceleration;
PxTransform* poses;
physx::shdfnd::aos::Mat33V* externalLoads;
physx::shdfnd::aos::Mat33V* internalLoads;
const ArticulationCore* core;
char* scratchMemory;
PxU16 totalDataSize;
PxU16 solverDataSize;
PxU8 linkCount;
PxU8 numInternalConstraints;
PxU16 scratchMemorySize;
};
#if PX_VC
#pragma warning(push)
#pragma warning( disable : 4324 ) // Padding was added at the end of a structure because of a __declspec(align) value.
#endif
PX_ALIGN_PREFIX(64)
class Articulation
{
public:
// public interface
Articulation(Sc::ArticulationSim*);
~Articulation();
// solver methods
PxU32 getLinkIndex(ArticulationLinkHandle handle) const;
PxU32 getBodyCount() const { return mSolverDesc->linkCount; }
FsData* getFsDataPtr() const { return mSolverDesc->fsData; }
PxU32 getSolverDataSize() const { return mSolverDesc->solverDataSize; }
PxU32 getTotalDataSize() const { return mSolverDesc->totalDataSize; }
void getSolverDesc(ArticulationSolverDesc& d) const { d = *mSolverDesc; }
void setSolverDesc(const ArticulationSolverDesc& d) { mSolverDesc = &d; }
const ArticulationSolverDesc* getSolverDescPtr() const { return mSolverDesc; }
const ArticulationCore* getCore() const { return mSolverDesc->core;}
PxU16 getIterationCounts() const { return mSolverDesc->core->solverIterationCounts; }
Sc::ArticulationSim* getArticulationSim() const { return mArticulationSim; }
// get data sizes for allocation at higher levels
static void getDataSizes(PxU32 linkCount,
PxU32 &solverDataSize,
PxU32& totalSize,
PxU32& scratchSize);
private:
const ArticulationSolverDesc* mSolverDesc;
Sc::ArticulationSim* mArticulationSim;
#if DY_DEBUG_ARTICULATION
// debug quantities
Cm::SpatialVector computeMomentum(const FsInertia *inertia) const;
void computeResiduals(const Cm::SpatialVector *,
const ArticulationJointTransforms* jointTransforms,
bool dump = false) const;
void checkLimits() const;
#endif
} PX_ALIGN_SUFFIX(64);
#if PX_VC
#pragma warning(pop)
#endif
class PxvArticulationDriveCache
{
public:
// drive cache stuff
static void initialize(FsData &cache,
PxU16 linkCount,
const ArticulationLink* links,
PxReal compliance,
PxU32 iterations,
char* scratchMemory,
PxU32 scratchMemorySize);
static PxU32 getLinkCount(const FsData& cache);
static void applyImpulses(const FsData& cache,
Cm::SpatialVectorV* Z,
Cm::SpatialVectorV* V);
static void getImpulseResponse(const FsData& cache,
PxU32 linkID,
const Cm::SpatialVectorV& impulse,
Cm::SpatialVectorV& deltaV);
};
void PxvRegisterArticulations();
static const size_t DY_ARTICULATION_IDMASK = DY_ARTICULATION_MAX_SIZE-1;
PX_FORCE_INLINE Articulation* getArticulation(ArticulationLinkHandle handle)
{
return reinterpret_cast<Articulation*>(handle & ~DY_ARTICULATION_IDMASK);
}
PX_FORCE_INLINE bool isArticulationRootLink(ArticulationLinkHandle handle)
{
return !(handle & DY_ARTICULATION_IDMASK);
}
}
}
#endif
|