1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
// This code contains NVIDIA Confidential Information and is disclosed to you
// under a form of NVIDIA software license agreement provided separately to you.
//
// Notice
// NVIDIA Corporation and its licensors retain all intellectual property and
// proprietary rights in and to this software and related documentation and
// any modifications thereto. Any use, reproduction, disclosure, or
// distribution of this software and related documentation without an express
// license agreement from NVIDIA Corporation is strictly prohibited.
//
// ALL NVIDIA DESIGN SPECIFICATIONS, CODE ARE PROVIDED "AS IS.". NVIDIA MAKES
// NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
// THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
//
// Information and code furnished is believed to be accurate and reliable.
// However, NVIDIA Corporation assumes no responsibility for the consequences of use of such
// information or for any infringement of patents or other rights of third parties that may
// result from its use. No license is granted by implication or otherwise under any patent
// or patent rights of NVIDIA Corporation. Details are subject to change without notice.
// This code supersedes and replaces all information previously supplied.
// NVIDIA Corporation products are not authorized for use as critical
// components in life support devices or systems without express written approval of
// NVIDIA Corporation.
//
// Copyright (c) 2008-2017 NVIDIA Corporation. All rights reserved.
#ifndef PXTASK_PXGPUTASK_H
#define PXTASK_PXGPUTASK_H
#include "task/PxTaskDefine.h"
#include "task/PxTask.h"
#include "task/PxGpuDispatcher.h"
namespace physx
{
PX_PUSH_PACK_DEFAULT
/** \brief Define the 'flavor' of a PxGpuTask
*
* Each PxGpuTask should have a specific function; either copying data to the
* device, running kernels on that data, or copying data from the device.
*
* For optimal performance, the dispatcher should run all available HtoD tasks
* before running all Kernel tasks, and all Kernel tasks before running any DtoH
* tasks. This provides maximal kernel overlap and the least number of CUDA
* flushes.
*/
struct PxGpuTaskHint
{
/// \brief Enums for the type of GPU task
enum Enum
{
HostToDevice,
Kernel,
DeviceToHost,
NUM_GPU_TASK_HINTS
};
};
/**
* \brief PxTask implementation for launching CUDA work
*/
class PxGpuTask : public PxTask
{
public:
PxGpuTask() : mComp(NULL) {}
/**
* \brief iterative "run" function for a PxGpuTask
*
* The GpuDispatcher acquires the CUDA context for the duration of this
* function call, and it is highly recommended that the PxGpuTask use the
* provided CUstream for all kernels.
*
* kernelIndex will be 0 for the initial call and incremented before each
* subsequent call. Once launchInstance() returns false, its PxGpuTask is
* considered completed and is released.
*/
virtual bool launchInstance(CUstream stream, int kernelIndex) = 0;
/**
* \brief Returns a hint indicating the function of this task
*/
virtual PxGpuTaskHint::Enum getTaskHint() const = 0;
/**
* \brief Specify a task that will have its reference count decremented
* when this task is released
*/
void setCompletionTask(PxBaseTask& task)
{
mComp = &task;
}
void release()
{
if (mComp)
{
mComp->removeReference();
mComp = NULL;
}
PxTask::release();
}
protected:
/// \brief A pointer to the completion task
PxBaseTask* mComp;
};
PX_POP_PACK
} // end physx namespace
#endif // PXTASK_PXGPUTASK_H
|