1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
// This code contains NVIDIA Confidential Information and is disclosed to you
// under a form of NVIDIA software license agreement provided separately to you.
//
// Notice
// NVIDIA Corporation and its licensors retain all intellectual property and
// proprietary rights in and to this software and related documentation and
// any modifications thereto. Any use, reproduction, disclosure, or
// distribution of this software and related documentation without an express
// license agreement from NVIDIA Corporation is strictly prohibited.
//
// ALL NVIDIA DESIGN SPECIFICATIONS, CODE ARE PROVIDED "AS IS.". NVIDIA MAKES
// NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
// THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
//
// Information and code furnished is believed to be accurate and reliable.
// However, NVIDIA Corporation assumes no responsibility for the consequences of use of such
// information or for any infringement of patents or other rights of third parties that may
// result from its use. No license is granted by implication or otherwise under any patent
// or patent rights of NVIDIA Corporation. Details are subject to change without notice.
// This code supersedes and replaces all information previously supplied.
// NVIDIA Corporation products are not authorized for use as critical
// components in life support devices or systems without express written approval of
// NVIDIA Corporation.
//
// Copyright (c) 2014-2021 NVIDIA Corporation. All rights reserved.
#pragma once
#define NV_FLOW_API extern "C" __declspec(dllexport)
enum NvFlowResult
{
eNvFlowSuccess = 0,
eNvFlowFail = 1
};
typedef int NvFlowInt;
typedef unsigned int NvFlowUint;
typedef unsigned long long NvFlowUint64;
struct NvFlowDim
{
NvFlowUint x, y, z;
};
struct NvFlowUint2
{
NvFlowUint x, y;
};
struct NvFlowUint3
{
NvFlowUint x, y, z;
};
struct NvFlowUint4
{
NvFlowUint x, y, z, w;
};
struct NvFlowInt2
{
int x, y;
};
struct NvFlowInt3
{
int x, y, z;
};
struct NvFlowInt4
{
int x, y, z, w;
};
struct NvFlowFloat2
{
float x, y;
};
struct NvFlowFloat3
{
float x, y, z;
};
struct NvFlowFloat4
{
float x, y, z, w;
};
struct NvFlowFloat4x4
{
NvFlowFloat4 x, y, z, w;
};
enum NvFlowFormat
{
eNvFlowFormat_unknown = 0,
eNvFlowFormat_r32_float = 1,
eNvFlowFormat_r32g32_float = 2,
eNvFlowFormat_r32g32b32a32_float = 3,
eNvFlowFormat_r16_float = 4,
eNvFlowFormat_r16g16_float = 5,
eNvFlowFormat_r16g16b16a16_float = 6,
eNvFlowFormat_r32_uint = 7,
eNvFlowFormat_r32g32_uint = 8,
eNvFlowFormat_r32g32b32a32_uint = 9,
eNvFlowFormat_r8_unorm = 10,
eNvFlowFormat_r8g8_unorm = 11,
eNvFlowFormat_r8g8b8a8_unorm = 12,
eNvFlowFormat_r16_unorm = 13,
eNvFlowFormat_r16g16_unorm = 14,
eNvFlowFormat_r16g16b16a16_unorm = 15,
eNvFlowFormat_d32_float = 16,
eNvFlowFormat_d24_unorm_s8_uint = 17,
eNvFlowFormat_r8_snorm = 18,
eNvFlowFormat_r8g8_snorm = 19,
eNvFlowFormat_r8g8b8a8_snorm = 20,
eNvFlowFormat_r32_typeless = 21,
eNvFlowFormat_r24_unorm_x8_typeless = 22,
eNvFlowFormat_r24g8_typeless = 23,
eNvFlowFormat_r16_typeless = 24,
eNvFlowFormat_d16_unorm = 25,
eNvFlowFormat_max
};
|