index
:
iverilog-test-bench
main
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
.gitignore
blob: 1630bd2b0498bcfba18c3f07322731ad71485d40 (
plain
) (
blame
)
1
2
3
4
5
6
# Visual Studio Code .vscode # Icarus Verilog *.vvp *.vcd