blob: 078f0dcb3612b942e91490af6130c79fa4fb0dac (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
// Help: simulation: (https://itsembedded.com/dhd/vivado_sim_1/)
call C:\Xilinx\Vivado\2024.2\bin\xvlog --sv ../SRC/duv.sv ../SRC/tb.sv
call C:\Xilinx\Vivado\2024.2\bin\xelab -debug typical -top tb -snapshot duv_tb_snapshot
call C:\Xilinx\Vivado\2024.2\bin\xsim duv_tb_snapshot -R
call C:\Xilinx\Vivado\2024.2\bin\xsim duv_tb_snapshot --tclbatch xsim_cfg.tcl
call C:\Xilinx\Vivado\2024.2\bin\xsim --gui duv_tb_snapshot.wdb
-------------------------------------------------------------------------------------------------------------------------
// Help: coverage report: (https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Code-Coverage-Support)
call C:\Xilinx\Vivado\2024.2\bin\xelab -svlog ../SRC/duv.sv -svlog ../SRC/tb.sv -cc_type sbct -cc_db DB1 -cc_dir ./cRun1 -R
//To create code coverage report in html
call C:\Xilinx\Vivado\2024.2\bin\xcrg -cc_db DB1 -cc_dir ./cRun1 -cc_report ./cReport1
//To create functional coverage report in html
call C:\Xilinx\Vivado\2024.2\bin\xcrg -report_format html -dir ./xsim.covdb/ -report_dir ./
---------------------------------------------------------------------------------------------------------------------------
|