// using a virtual interface handle
interface des_if (
    input bit clk
);
  logic reset;
  logic inp;
  logic outp;

  clocking cb @(posedge clk);
    default input #1step output #3ns;
    input outp;
    output inp;
  endclocking
endinterface

// Top level test